

# Lenovo Mississippi\_uATX Schematic Rev:0.4

SHEET#

DESCRIPTION


SHEET#

DESCRIPTION

PAGE1	INDEX
PAGE2	BLOCK DIAGRAM
PAGE3	XDP DEBUG PORT
PAGE4	HASWELL SOCKET(MISC)
PAGE5	HASWELL SOCKET(PEGDMIFDI)
PAGE6	HASWELL SOCKET(MEMORY)
PAGE7	HASWELL SOCKET(POWER)
PAGE8	HASWELL SOCKET(GND)
PAGE9	HASWELL SOCKET(DECOUPLING)
PAGE10	DDR3 UDIMM CHANNEL A
PAGE11	DDR3 UDIMM CHANNEL B
PAGE12	DECOUPLING
PAGE13	PCH (FDI_DMI_PCIE_USB)
PAGE14	PCH (CLOCK GEN)
PAGE15	PCH (SATA_QST)
PAGE16	PCH (LPC_HDA_SPI_SMB)
PAGE17	PCH (SPI_BOARD ID_iBUTTON)
PAGE18	PCH (DISPLAY)
PAGE19	PCH (POWER)
PAGE20	PCH (GND)
PAGE21	PCH (DECOUPLING)
PAGE22	PCI EXPRESS X16 SLOT
PAGE23	PCI EXPRESS X1& X16 (X4) SLOT
PAGE24	INTERNAL HDMI PORTD
PAGE25	REAR DP PORTC
PAGE26	VGA_DP PORTB
PAGE27	F_USB3.0
PAGE28	BLANK
PAGE29	F_USB2.0
PAGE30	REAR USB2.0 PORT_USB POWER ON
PAGE31	REAR USB3.0 PORT
PAGE32	SATA CONN
PAGE33	BLANK


PAGE34	AUDIO CODEC ALC662VD
PAGE35	AUDIO JACK
PAGE36	LAN
PAGE37	TPM_ASSET ID
PAGE38	RSMRST LOGIC
PAGE39	SIO IT8733
PAGE40	LPT_THERMAL SENSOR
PAGE41	FAN CONNECTOR
PAGE42	COM_KBMS
PAGE43	PCIe TO PCI BRIDGE
PAGE44	PCI SLOT
PAGE45	ATX POWER_F_PANEL CONN
PAGE46	VRD12 CONTROL
PAGE47	VRD12 OUTPUT DRIVE
PAGE48	SM VR
PAGE49	3.3VAUX VR&VCC1.5V_PCH
PAGE50	1.05V_PCH&ME VR
PAGE51	5V DUAL VR
PAGE52	VCC3 & VCC5
PAGE53	FLEXIBLE IO ASSIGN
PAGE54	HOLE_HEATSINK
PAGE55	RESET MAP
PAGE56	SMBUS MAP
PAGE57	DSW SEQUENCE
PAGE58	POWER SEQUENCE
PAGE59	POWER DISTRIBUTION
PAGE60	CLOCK DISTRIBUTION
PAGE61	GPIO TABLE
PAGE62	H/W STRAP
PAGE63	PCB STACK

Reference	Description
CB	0.1UF_0402
CP	0.01UF_0402
CM	1UF_0603

 <b>Universal Scientific Industrial Co., Ltd.</b>			
TITLE: Mississippi_uATX		REV: V0.4	
INDEX			
Document Number : <Doc>			
Prepared by : Kerry Huang			
SIZE : A3	Date: Friday, November 30, 2012	PAGE: 1 of 63	




# Block Diagram - Mississippi\_uATX






CPU DEBUG CONN












# CPU PEG / DMI / GEN




# CPU FDI\_LINK












**NOTE:**  
VCCIO\_OUT(Typ. 1V):Processor power reference for I/O  
VCCIO2PCH:Processor power reference to PCH






# CPU GND







CPU DECOUPLING






# DDR3 MEMORY CHANNEL A







 <b>Universal Scientific Industrial Co., Ltd.</b>	
<b>TITLE:</b> Mississippi_uATX DDR3 UDIMM CHANNEL A	
<b>REV:</b> V0.4	
<b>Document Number :</b> <Doc>	
<b>Prepared by :</b> Kerry Huang	
<b>SIZE :</b> A3	<b>Date:</b> Friday, November 30, 2012
<b>PAGE:</b> 10 of 63	









DDR3 DIMM DECOUPLING




Stitching caps for DDR3 CHB CTRL and CMD



Place between CHA and CHB




Place top side of CHA






PCH DMI/PCIE/USB




## PCH FDI/USB3.0





BOM NOTE: FOR Tel Aviv(B85),Changbanpo FO(B85),NECPC(B85)  
POP R187 R189 R268 R269 CB253 CB254  
NOPOP R186 R188 R253 R255




## PCH CLOCK




Every differential clock via must have at least one GND stitching via with a maximum spacing of 30 mils.





















## iBUTTON For Thunderbolt (C226)



Board ID MAP	ID3	ID2	ID1	ID0
Q87 LI (Mississippi)	0	0	0	0
Q87 LC (Mississippi)	0	0	0	1
Q85 LI (Minsk)	0	0	1	0
Q85 LC (Minsk)	0	0	1	1
B85 LI (Tel Aviv)	0	1	0	0
B85 LC	0	1	0	1
C226 WS (Leonard&Hagler)	0	1	1	0
C226 server (Talon)	0	1	1	1
C226 server(Thunderbolt)	1	0	0	0
NEC B85 (reserve)	1	0	0	1
(reserve)	1	0	1	1
Tiny2(reserve)	1	1	0	0
	1	1	0	1
Tiny2	1	1	1	0
	1	1	1	1


BOARD ID : 0 0 0 1



USI<sup>®</sup> Universal Scientific Industrial Co., Ltd.


TITLE: Mississippi_uATX Lynxpoint	REV: V0.4
Document Number : <Doc>	
Prepared by : Kerry Huang	
SIZE : A3	Date: Friday, November 30, 2012
PAGE: 17 of 63	










BOOT SELECT STRAPS			
BOOT DEVICE	GPI019	GPI051	
LPC	0	0	
* <b>SPI</b>	<b>1</b>	<b>1</b>	

## PCH DISPLAY







## PCH POWER







PCH GND












PCH DECOUPLING




STITCHING CAP


























REAR DISPLAY PORT  
DP2



For DP to HDMI dongle



S	OA	OD	
1	DDPD_CTRLDATA	DDPD_CTRLCLK	HDMI
0	SW_D_AUX_DN	SW_D_AUX_DP	DP











## F\_USB3.0 HEADER





BLANK

 <b>Universal Scientific Industrial Co., Ltd.</b>		
TITLE: Mississippi_uATX BLANK		REV: V0.4
Document Number : <Doc>		
Prepared by : Kerry Huang		
SIZE : A3	Date: Friday, November 30, 2012	PAGE: 28 of 63









## REAR USB 4,5 PORT

## LAN\_USB1



### STITCHING CAP



NOPOP R304 0R, POP R844 10K  
FOR NO USB POWER ON SUPPORT

16,17,39,45,48,51

SLP\_S4\_N

R304

X 0R

0402

R844

X 10K

0402

R845

X 10K

0402

U148

SLP S4

0402

U148

SLP S4

0402

U148


SLP S4

0402


### 5V\_DUAL\_DISABLE\_N

	Enable USB POWER ON (DEFAULT)	Disable USB POWER ON
S0~S3	1	1
S4~S5	1	0

Enable	Disable
EN > 1.2 V	EN < 0.4 V

























## USB DISCHARGE





# REAR USB3.0 X 4

BOM NOTE:  
Change to 2\*USB3.0+2\*USB2.0 for Minsk, Turin, Changbanpo, NECPC (B85)  
Change to 2\*USB3.0 for H81, NECPC







Universal Scientific Industrial Co., Ltd.	
TITLE: Mississippi uATX REAR USB3.0 PORT	REV: V0.4
Document Number: <Doc>	
Prepared by: Kerry Huang	
SIZE: A3	Date: Friday, November 30, 2012
PAGE: 31 of 63	





SATA CONN

SATA CONN  
SATA 3.0




eSATA CONN





BLANK

 <b>Universal Scientific Industrial Co., Ltd.</b>		
TITLE: Mississippi_uATX BLANK		REV: V0.4
Document Number : <Doc>		
Prepared by : Kerry Huang		
SIZE : A3	Date: Friday, November 30, 2012	PAGE: 33 of 63



ALC662-VC : Stuff R1297 , Empty C196

ALC662-VD : Stuff C196 , Empty R1297

ALC662-VC : Stuff D19 , L31 , CE24 , U9 , D20  
CE25 , L32 , CB130

ALC662-VD : Stuff R1295 ,L44 , CE25

## AUDIO

DIGITAL AREA  
ANALOG AREA

DIGITAL AREA  
ANALOG AREA

## BUZZER

## MONO

ANALOG AREA

DIGITAL AREA  
ANALOG AREA



## MONO

## F\_AUDIO

ANALOG AREA  
DIGITAL AREA

USI <sup>®</sup> Universal Scientific Industrial Co., Ltd.		
TITLE: Mississippi_uATX AUDIO CODEC ALC662		REV: V0.4
Document Number : <Doc>		
Prepared by : Kerry Huang		
SIZE : A3	Date: Friday, November 30, 2012	PAGE: 34 of 63














## LEO CIRCUIT



	STUFF	EMPTY
NPCT421LA1WX	R433,R493,R491,C374, CB166,CB189,CB184,C372	R492,R562,CB183 R441,C371,R420,R558,R487
ST33ZP24AR28PVSH (DEFAULT)	R562,CB183,CB189 R492,C372,C371	R491,CB166,C374,R433,R493 ,CB184,R496,R420,R558,R441,R487


## ASSET ID


























## PS/2 Keyboard MOUSE HEADER



## COM CONN









## PCI SLOT

43 PCI\_INTA\_N  
43 PCI\_INTB\_N  
43 PCI\_INTC\_N  
43 PCI\_INTD\_N




43,44 P\_PME\_N

43 P\_REQ0\_N


43 PCICLK0

43 P\_GNT0\_N


43 P\_FRAME\_N  
43 P\_IRDY\_N  
43 P\_TRDY\_N  
43 P\_DEVSEL\_N  
43 P\_STOP\_N  
43 P\_PAR\_N  
43 P\_PERR\_N  
43 P\_LOCK\_N  
43 P\_SERR\_N  
43,44 P\_PME\_N  
43 PCIRST\_N  
43 AD[0..31]  
43 C\_BE\_N[0..3]





## PCI1 SLOT4



16,17,22,23 SMB\_CLK\_STBY  
16,17,22,23 SMB\_DATA\_STBY






















DDRIII 1.5V

Vin : 5V  
Vout : 1.5V/max. 25A  
ITDC : 20A  
OCP : 37.5~50A

0.75V DDRVTT

Vin : 1.5V  
Vout : 0.75V/max. 1.1A  
ITDC : 1.1A



Enable	Disable
S3,S5 > max. 1.6 V and AVCC > max. 4.4 V.	S3,S5 < min. 0.4 V or AVCC < min. 3.85 V.

LDO Source Current Limit	2	2.3	2.8	A
LDO Sink Current Limit	-1.4	-1.15	-1	A

USI<sup>®</sup> Universal Scientific Industrial Co., Ltd.

TITLE:Mississippi\_uATX  
SM VR

REV:V0.4


Document Number :<Doc>

Prepared by :Kerry Huang



SIZE : A3Date : Friday, November 30, 2012PAGE : 48 of 63



```
High --> Enable
Low  --> Disable
Floating --> Enable
```




Enable	Disable
VIN > max. 3.5 V.	VIN < min. 3.2 V.













Enable	Disable
EN1,EN2 > 1.4 V	EN1,EN2 < 0.4 V

VCC5V/VCC3V POWER

VCC3 , VCC5 total Power is 135W

VCC5V/16A

VCC3V/16.7A

<b>USI<sup>®</sup> Universal Scientific Industrial Co., Ltd.</b>	
TITLE: Mississippi_uATX VCC3 & VCC5	REV: V0.4
Document Number : <Doc>	
Prepared by : Kerry Huang	
SIZE : A3	Date: Friday, November 30, 2012
PAGE: 52 of 63	









# Flexible IO Assign


1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
Fixed Signals				Muxed Signals		Fixed Signals						Muxed Signals		Fixed Signals			
U S B 3 1	U S B 3 2	U S B 3 5	U S B 3 6	P C I e 1	P C I e 2	P C I e 3	P C I e 4	P C I e 5	P C I e 6	P C I e 7	P C I e 8	S A T A 4 (00)	S A T A 5	S A T A 0	S A T A 1	S A T A 2	S A T A 3
				U S B 3 3 (01)	U S B 3 4 (01)							P C I e 1	P C I e 2 (01)				



# TEST POINTS REQUIRMENT




## Impedance



<b>USI<sup>®</sup> Universal Scientific Industrial Co., Ltd.</b>	
<b>TITLE:</b> Mississippi uATX HOLE_HEATSINK	<b>REV:</b> V0.4
<b>Document Number :</b> <Doc>	
<b>Prepared by :</b> Kerry Huang	
<b>SIZE :</b> A3	<b>Date:</b> Friday, November 30, 2012
<b>PAGE:</b> 54 of 63	




# RESET MAP






# SMBUS MAP







## Enter DSW State timing diagram




## Exit DSW State timing diagram















# CLOCKS DIAGRAM





GPIO							GPIO						
GPIO	TYPE	TOLERANCE	POWER WELL	DEFAULT	BLINK	USAGE	GPIO	TYPE	TOLERANCE	POWER WELL	DEFAULT	BLINK	USAGE
GPIO0	I/O	3.3V	VCC3	GPI	YES	SIO_SCI_N	GPIO40	I/O	3.3V	SB3V	Native	NO	USB_OC_PORT23_N
GPIO1	I/O	3.3V	VCC3	GPI	YES	BRD_ID1	GPIO41	I/O	3.3V	SB3V	Native	NO	USB_OC_PORT4_N
GPIO2	I/O	3.3V	VCC3	Native	YES	NO(10K PU)	GPIO42	I/O	3.3V	SB3V	Native	NO	USB_OC_PORT5_N
GPIO3	I/O	3.3V	VCC3	Native	YES	NO(10K PU)	GPIO43	I/O	3.3V	SB3V	GPO	NO	WLAN_DISABLE_N
GPIO4	I/O	3.3V	VCC3	Native	YES	NO(10K PU)	GPIO44	I/O	3.3V	SB3V	GPI	NO	LAN_OE
GPIO5	I/O	3.3V	VCC3	Native	YES	NO(10K PU)	GPIO45	I/O	3.3V	SB3V	GPI	NO	LPT_PINHEADER_N
GPIO6	I/O	3.3V	VCC3	GPI	YES	BRD_ID0	GPIO46	I/O	3.3V	SB3V	GPO	NO	TPM_DISABLE_N
GPIO7	I/O	3.3V	VCC3	GPI	YES	HDMI_DET_N	GPIO48	I/O	3.3V	VCC3	Native	NO	PCH_SDATAOUT1
GPIO8	I/O	3.3V	SB3V	GPI	YES	IGC_EN_N	GPIO49	I/O	3.3V	VCC3	Native	NO	NO USE
GPIO9	I/O	3.3V	SB3V	Native	YES	USB_OC_PORT1011_N	GPIO50	I/O	3.3V	VCC3	GPO	NO	PCH_GP50_DISTCM
GPIO10	I/O	3.3V	SB3V	Native	YES	USB_OC_PORT89_N	GPIO51	I/O	3.3V	VCC3	Native	NO	NO USE
GPIO11	I/O	3.3V	SB3V	GPI	YES	SIO_PME_N	GPIO52	I/O	3.3V	VCC3	GPI	NO	F_USB2_PRES_N
GPIO12	I/O	3.3V	SB3V	Native	YES	LAN_DISABLE_N	GPIO53	I/O	3.3V	VCC3	GPI	NO	NO USE
GPIO13	I/O	3.3V	SB3V	GP0 (high)	YES	PCH_GPIO13(FOR PEG DEBUG)	GPIO54	I/O	3.3V	VCC3	GPI	NO	PS2_PINHEADER_N
GPIO14	I/O	3.3V	SB3V	GPI	YES	USB_DISABLE_N	GPIO55	I/O	3.3V	VCC3	Native	NO	NO USE
GPIO15	I/O	3.3V	SB3V	GPI	YES	IBUTTON_GPIO15	GPIO57	I/O	3.3V	SB3V	GPI	NO	PCH_GP57_LEO
GPIO16	I/O	3.3V	VCC3	NATIVE	YES	NO(10K PU)	GPIO58	I/O	3.3V	SB3V	Native	NO	SMLINK1_CLK
GPIO17	I/O	3.3V	VCC3	GPI	YES	BRD_ID3	GPIO59	I/O	3.3V	SB3V	Native	NO	USB_OC_PORT015_N
GPIO18(mobile only)	I/O	3.3V	VCC3	GPI	YES	NO(10K PD)	GPIO60	I/O	3.3V	SB3V	GPI	NO	WLAN_DETECT_N
GPIO19	I/O	3.3V	VCC3	GPI	YES	NO(10K PU)	GPIO61	I/O	3.3V	SB3V	Native	NO	L_LPCPD_N
GPIO20	I/O	3.3V	VCC3	GP0	YES	BT_DISABLE_N	GPIO62	I/O	3.3V	SB3V	Native	NO	PCH_SUSCLK
GPIO21	I/O	3.3V	VCC3	GPI	YES	THRM_ID1	GPIO63	I/O	3.3V	SB3V	Native	NO	NO (Test Point)
GPIO22	I/O	3.3V	VCC3	Native	YES	PCH_SCLOCK	GPIO64	I/O	3.3V	VCC3	GPO	NO	BT_DISABLE_N
GPIO23	I/O	3.3V	VCC3	GPI	YES	2ND_COM_N	GPIO65	I/O	3.3V	VCC3	Native	NO	CLK_33M_LEO
GPIO24	I/O	3.3V	SB3V	GPI	YES	H_SKTOCC_N	GPIO66	I/O	3.3V	VCC3	Native	NO	NO (Test Point)
GPIO25(mobile only)	I/O	3.3V	SB3V	GPI	YES	NO(10K PD)	GPIO67	I/O	3.3V	VCC3	Native	NO	CLK_48M_SIO
GPIO26(mobile only)	I/O	3.3V	SB3V	GPI	YES	NO(10K PD)	GPIO68	I/O	3.3V	VCC3	GPI	NO	LC_SENSE
GPIO27	I/O	3.3V	VCCDSW3_3	GPI	YES	LANWAKE_N	GPIO69	I/O	3.3V	VCC3	GPI	NO	THRM_ID2
GPIO28	I/O	3.3V	SB3V	GP0	YES	PW_LED_N	GPIO70	I/O	3.3V	VCC3	Native	NO	NO(10K PU)
GPIO29	I/O	3.3V	VCCDSW3_3	GP0	NO	NO(10K PU)	GPIO71	I/O	3.3V	VCC3	Native	NO	NO(10K PU)
GPIO30	I/O	3.3V	SB3V	Native	YES	SUS_WARNB	GPIO72	I/O	3.3V	VCCDSW3_3	GP0	NO	NO(1K PU)
GPIO31	I/O	3.3V	VCCDSW3_3	GP0	YES	SUS_LED_N	GPIO73(mobile only)	I/O	3.3V	SB3V	GPI	NO	NO(10K PD)
GPIO32	I/O	3.3V	VCC3	GP0	NO	PCH_GP032	GPIO74	I/O	3.3V	SB3V	GPI	NO	LAN_SEL
GPIO33	I/O	3.3V	VCC3	GPI	NO	NO(10K PD)	GPIO75	I/O	3.3V	SB3V	Native	NO	SMLINK1_DATA
GPIO34	I/O	3.3V	VCC3	GPI	NO	BRD_ID2							
GPIO35	I/O	3.3V	VCC3	GPI	NO	F_USB1_PRES_N							
GPIO36	I/O	3.3V	VCC3	GPI	NO	CLEAR_CMOS_N							
GPIO37	I/O	3.3V	VCC3	GPI	NO	PCH_GPIO37_STRAP							
GPIO38	I/O	3.3V	VCC3	Native	NO	PCH_SLOAD							
GPIO39	I/O	3.3V	VCC3	Native	NO	PCH_SDATAOUT0							



**Universal Scientific Industrial Co., Ltd.**

TITLE: Mississippi_uATX GPIO TABLE		REV: V0.4
Document Number : <Doc>		
Prepared by : Kerry Huang		
SIZE : A3	Date: Friday, November 30, 2012	PAGE: 61 of 63



PCH STRAPPING PIN

Signal	Usage	When Sampled	Comment
SPKR	No Reboot	Rising edge of PWROK	<b>Set pull down.</b> The signal has weak internal pull-down. If the signal is sampled high, this indicates that the system is strapped to the "No Reboot" mode
GPI062 /SUSCLK	PLL On-Die Voltage Regulator Enable	Rising edge of RSMRST#	<b>Set pull high</b> This has a weak internal pull-up .NOTE: The internal pull-up is disabled after RSMRST#
GPI055	Top-Block Swap Override	Rising edge of PWROK	<b>Set pull high</b> The signal has weak internal pull-up . If the signal is sampled low, this indicates that the system is strapped to the "topblock swap" mode
INTVRMEN	Integrated V VRM Enable / Disable	Always	<b>Set pull high.</b> Integrated VRMs is enabled when INTVRMEN is sampled high
GPI051	Boot BIOS Strap Bit[1] BBS[1]	Rising edge of PWROK	This field determines the destination of accesses to the BIOS memory range. Signals have weak internal pull-ups
GPI019	Boot BIOS Strap Bit[0] BBS[0]	Rising edge of PWROK	<b>Connect to ground with un-stuff 1k Ohm pull-down resistor.</b> This field determines the destination of accesses to the BIOS memory range. Signals have weak internal pull-ups
GPI053	ESI Strap (Server Only)	Rising edge of PWROK	<b>Set pull high.</b> Tying this strap low configures DMI for ESI compatible operation. This signal has a weak internal pull-up
HDA_SDO	Flash Descriptor Security Override / Intel ME Debug Mode	Rising edge of PWROK	<b>reserve pull up</b> If strap is sampled low, the security measures defined in the Flash Descriptor will be in effect (default) If sampled high, the Flash Descriptor Security will be overridden. This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY.
GPI036	RSVD	Rising edge of PWROK	<b>Set pull high</b> This signal has a weak internal pull-down.
GPI028	On-Die PLL Voltage Regulator	Rising edge of RSMRST# pin	<b>Set pull down , but nopop</b> This signal has a weak internal pull up. The On-Die PLL voltage regulator is enabled when sampled high. When sampled low the On-Die PLL Voltage Regulator is disabled.
SATA3GP /GPI037	TLS Confidentiality	Rising edge of PWROK	<b>Set pull high.</b> This signal has a weak internal pull down. TLS CONFIDENTIALITY DISABLE LOW:DISABLE
DDPB_CTRLDATA	PORT B Detected	Rising edge of PWROK	When "1" -- PORT B is detected ; When "0" -- PORT B is not detect This signal has a weak internal pull-down.
DDPC_CTRLDATA	PORT C Detected	Rising edge of PWROK	When "1" -- PORT C is detected ; When "0" -- PORT C is not detect This signal has a weak internal pull-down.
DDPD_CTRLDATA	PORT D Detected	Rising edge of PWROK	When "1" -- PORT D is detected ; When "0" -- PORT D is not detect This signal has a weak internal pull-down.
DSWVRMEN	Deep Sx Well On-Die Voltage Regulator Enable	Always	If strap is sampled high, the Integrated Deep Sx Well (DSW) On-Die VR mode is enabled.
SATA2GP /GPI036	Reserved	Rising edge of PWROK	This signal has a weak internal pull-down. NOTES: 1.The internal pull-down is disabled after PLTRST# deasserts. 2. This signal should not be pulled high when strap is sampled.
GPI08	Reserved	Rising edge of RSMRST# pin	<b>Set pull high</b> INTEGRATED CLOCK CHIP ENABLE HIGH:Integrated clocking is enabled. LOW:Buffer through mode is enabled.

 **Universal Scientific Industrial Co., Ltd.**


TITLE: Mississippi_uATX STRAP		REV: V0.4
Document Number : <Doc>		
Prepared by : Kerry Huang		
SIZE : A3	Date: Friday, November 30, 2012	PAGE: 62 of 63



Example Fab Drawing Note

Trace Width (mils)	Differential spacing (mils)	Target Impedance	Tolerance
4	NA	50Ω signgle-end	15%
6.5/5.5(inner)	NA	40Ω signgle-end	15%
8	NA	36Ω signgle-end	15%
8.5/7(inner)	NA	35Ω signgle-end	15%
4	10	95Ω differential	10%
4	6	90Ω differential	15%
4	4	85Ω differential	15%
5	7	85Ω differential	15%
4.5	4	80Ω differential	15%
6.5/5.5(inner)	5/5.5(inner)	70Ω differential	15%
8/7(inner)	5/5.5(inner)	62Ω differential	15%

4 Layers PCB Stack-up



Processor Impedance requiremenst by interface

Interface	Impedance required
DDR3 CLK	36Ω signgle-end
DDR3 DQ,DQS	40Ω signgle-end
DDR3 CTRL	40Ω signgle-end
DDR3 CMD	35Ω signgle-end
PEG	80Ω differential
DMI/FDI	85Ω differential
DP/HDMI	85Ω differential
DDR3 CLK	62Ω differential
VGA	37 Ω, single-ended at lbex Peak breakout, then 50 Ω, single-ended to VGA connector

PCB Stack-Up Details

Layer	Description	Minimum (in mils)	Typical (in mils)	Maximum (in mils)	Comments
A	Signal	1.1	1.9	2.7	Final thickness after plating
B	Prepreg	NA	2.7	3.5	4-mil line = 50 Ω for external layer A
C	Power	1.2	—	1.4	1 oz copper
D	Core	47 mil core height is recommended, but fab vendors will adjust core thickness to achieve overall board thickness (including soldermask height) to Intel Spec of 1.6 mm nominal, with a tolerance of +/-0.13mm			
E	Gnd	1.2	—	1.4	1 oz copper
F	Prepeg	NA	2.7	3.5	4-mil line = 50 Ω for external layer G
G	Signal	1.1	1.9	2.7	Final thickness after plating

Lynx Point Impedance requiremenst by interface

Interface	Impedance required
Misc.	50Ω signgle-end
PCIE 2.0	85Ω differential
USB2/3	85Ω differential
SATA2/3	85Ω differential
Platform Clocks	90Ω differential

LAN Impedance requiremenst by interface

Interface	Impedance required
MDI	100Ω differential